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Abstract
This paper is devoted to mapping iterative algorithms onto heteroge-
neous clusters. The application data is partitioned over the processors,
which are arranged along a virtual ring. At each iteration, independent
calculations are carried out in parallel, and some communications take
place between consecutive processors in the ring. The question is to de-
termine how to slice the application data into chunks, and to assign these
chunks to the processors, so that the total execution time is minimized.
One major difficulty is to embed a processor ring into a network that
typically is not fully connected, so that some communication links have
to be shared by several processor pairs. We establish a complexity re-
sult that assesses the difficulty of this problem, and we design a practical
heuristic that provides efficient mapping, routing, and data distribution
schemes.
Keywords: Heterogeneous clusters, load-balancing, shared communication links,
complexity.
Résumé
Ce rapport est consacré à l’application d’algorithmes sur plateformes hé-
térogènes. Les données sont réparties sur l’ensemble des ressources, qui
sont organisées en anneau virtuel. À chaque itération, les calculs indé-
pendants sont tranmis en parallèle et les communications ont lieu entre
les ressources consécutives de l’anneau. Le problème est de déterminer
comment partitionner les données et comment les répartir pour que le
temps total d’exécution soit minimal. Une difficulté majeure est d’in-
clure un anneau de ressources dans un réseau n’étant pas forcément un
graphe complet, de telle sorte que certains liens de communication soient
partagés par plusieurs couples de ressources. Nous avons démontré un
résultat de complexité qui établit la difficulté de ce problème, et nous
proposons une heuristique pratique qui prouve l’efficacité de l’applica-
tion, du routage et de la distribution de données.
Mots-clés: Ressources hétérogènes, équilibrage de charge, liens de communication
partagés, complexité.
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1 Introduction
In this paper, we investigate the mapping of iterative algorithms onto heterogeneous clusters.
Such algorithms typically operate on a large collection of application data, which will be
partitioned over the processors. At each iteration, some independent calculations will be
carried out in parallel, and then some communications will take place. This scheme is very
general, and encompasses a broad spectrum of scientific computations, from mesh based
solvers (e.g. elliptic PDE solvers) to signal processing (e.g. recursive convolution), and image
processing algorithms (e.g. mask-based algorithms such as thinning).
An abstract view of the problem is the following: the iterative algorithm repeatedly oper-
ates on a large rectangular matrix of data samples. This data matrix is split into vertical slices
that are allocated to the computing resources (processors). At each step of the algorithm,
the slices are updated locally, and then boundary information is exchanged between consecu-
tive slices. This (virtual) geometrical constraint advocates that processors be organized as a
virtual ring. Then each processor will only communicate twice, once with its (virtual) prede-
cessor in the ring, and once with its successor. Note that there is no reason a priori to restrict
to a uni-dimensional partitioning of the data, and to map it onto a uni-dimensional ring of
processors: more general data partitionings, such as two-dimensional, recursive, or even arbi-
trary slicings into rectangles, could be considered. But uni-dimensional partitionings are very
natural for most applications, and, as will be shown in this paper, the problem to find the
optimal one is already very difficult.
The target architecture is a fully heterogeneous cluster, composed of different-speed pro-
cessors that communicate through links of different bandwidths. On the architecture side, the
problem is twofold: (i) select the processors that will participate in the solution and decide
for their ordering, that will represent the arrangement into a ring; (ii) assign communication
routes from each participating processor to its successor in the ring. One major difficulty of
this ring embedding process is that some of the communication routes will (most probably)
have to share some physical communication links: indeed, the communication networks of
heterogeneous clusters typically are sparse, i.e. far from being fully connected. If two or more
routes share the same physical link, we have to decide which fraction of the link bandwidth
is to be assigned to each route.
Once the ring and the routing have been decided, there remains to determine the best
partitioning of the application data. Clearly, the quality of the final solution depends on many
application and architecture parameters, and we should expect the optimization problem to
be very difficult to solve.
The rest of the paper is organized as follows. The next section (Section 2) is devoted to
the precise and formal specification of the previous optimization problem, which we denote
as SharedRing; we discuss several variations, depending upon the assumptions made for
routing communications in the network. We also work out a small-size example in Section 2.4.
Next, in Section 3, we state a complexity result: we show that the decision problem associated
to SharedRing is NP-complete. After the proof of this result, Section 4 deals with the design
of polynomial-time heuristics to solve the SharedRing optimization problem. We report
some experimental data in Section 5. We survey related work in Section 6. Finally, we state
some concluding remarks in Section 7.
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2 Framework
In this section, we start with the model used for the platform graph (Section 2.1), and we
formally state the optimization problem to be solved (Section 2.2). We discuss several variants
of the model in Section 2.3. Finally, we work out a toy example (Section 2.4) to illustrate the
various constraints to satisfy during the construction of the solution ring.
2.1 Modeling the platform graph
Computing costs
The target computing platform is modeled as a directed graph G = (P,E). Each node Pi
in the graph, 1 ≤ i ≤ |P | = p, models a computing resource, and is weighted by its relative
cycle-time wi: Pi requires wi time-steps to process a unit-size task. Of course the absolute
value of the time-unit is application-dependent, what matters is the relative speed of one
processor versus the other.
Communication costs
Graph edges represent communication links and are labeled with available bandwidths. If
there is an oriented link e ∈ E from Pi to Pj , we let be denote the bandwidth of the link.
It will take L/be time-units to transfer a single message of size L from Pi to Pj using link
e. When there are several messages sharing the link, each of them receives a fraction (to be
determined later) of the available bandwidth. For instance if there are two messages sharing
link e, and if the first message is allocated two-thirds of the bandwidth, i.e. 2be/3, then the
second message cannot use more than be/3. The fractions of the bandwidth that are allocated
to the messages can be freely determined by the user, the only rule if that the sum of all these
fractions cannot exceed the total link bandwidth. In practice, such a freedom for the routing
strategy will only be available with future-generation networks like IPv6, with a suitable QoS
policy framework [28].
Routing
We assume that we can freely decide how to route messages from one processor to another.
Assume that we want to route a message of size L from Pi to Pj , along a path composed of
k edges e1, e2, . . . , ek. Along each edge em, the message will be allocated a fraction fm of the
bandwidth bem. The overall speed of the communication along the path is bounded by the link
where the smallest amount of bandwidth is available for the message: we need L/b time-units
to route the message, where b = min1≤m≤k fm: this is as if we had a direct link dedicated
to the message, but of reduced bandwidth b. The constraint on total link bandwidths still
holds: if several messages simultaneously circulate on the network and happen to share links,
the total bandwidth capacity of each link cannot be exceeded.
Application parameters: computations
Let W be the total size of the work to be performed at each step of the algorithm. Processor Pi
will accomplish a share αi.W of this total work, where αi ≥ 0 for 1 ≤ i ≤ p and
∑p
i=1 αi = 1.
Note that we allow αj = 0 for some index j, meaning that processor Pj do not participate in
the computation. Indeed, there is no reason a priori for all resources to be involved, especially
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when the total work is not very large: the extra communications incurred by adding more
processors may slow down the whole process, despite the increased cumulated speed.
Application parameters: communications in the ring
We arrange the participating processors along a ring (yet to be determined). After updating
its data slice of size αiW , each active processor Pi sends a message of fixed length H (typically
some boundary data) to its successor. To illustrate the relationship between W and H, we
can view the original data matrix as a rectangle composed of W columns of height H, so that
one single column is exchanged between any pair of consecutive processors in the ring (but
clearly, the parameter H can represent any fixed volume of communication).
Let succ(i) and pred(i) denote the successor and the predecessor of Pi in the virtual
ring. There is a communication path Si (S stands for “successor”) from Pi to Psucc(i) in the
network: let si,m be the fraction of the bandwidth bem of the physical link em that has been
allocated to the path Si. Of course if a link er is not used in the path, then si,r = 0. Let
ci,succ(i) = 1minem∈Si si,m
: then Pi requires H.ci,succ(i) time-units to send its message of size H
to its successor Psucc(i).
Similarly, we define the communication path Pi (P for “predecessor”) from Pi to Ppred(i)
in the network; pi,m is the fraction of the bandwidth bem of the physical link em that has been
allocated to the path Pi, and ci,pred(i) = 1minem∈Pi pi,m . Then Pi requires H.ci,pred(i) time-units
to send its message of size H to its predecessor Psucc(i).
Objective function
The total cost of a single step in the iterative algorithm is the maximum, over all participating
processors, of the time spent computing and communicating:
Tstep = max
1≤i≤p
I{i}[αi.W.wi + H.(ci,pred(i) + ci,succ(i))]
where I{i}[x] = x if Pi is involved in the computation, and 0 otherwise. In summary, the
goal is to determine the best way to select q processors out of the p available, to assign them
computational workloads, to arrange them along a ring and to share the network bandwidth
so that the total execution time per step is minimized.
2.2 The SharedRing optimization problem
We state the optimization problem as follows:
Definition 1 (SharedRing(p,wi,E,bem,W ,H)). Given p processors Pi of cycle-times wi and
E communication links em of bandwidth bem, given the total workload W and the communi-
cation volume H at each step, minimize
Tstep = min
1≤q≤p


min
σ ∈ Θq,p∑q
i=1 ασ(i) = 1
max
1≤i≤q
(
ασ(i).W.wσ(i) + H.(cσ(i),σ(i−1 mod q) + cσ(i),σ(i+1 mod q))
)


(1)
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In Equation 1, Θq,p denotes the set of one-to-one functions σ : [1..q] → [1..p] which index
the q selected processors that form the ring, for all candidate values of q between 1 and
p. For each candidate ring represented by such a σ function, there are constraints hidden
by the introduction of the quantities cσ(i),σ(i−1 mod q) and cσ(i),σ(i+1 mod q), which we gather
now. There are 2q communicating paths, the path Si from Pσ(i) to its successor Psucc(σ(i)) =
Pσ(i+1 mod q) and the path Pi from Pσ(i) to its predecessor Ppred(σ(i)) = Pσ(i−1 mod q), for
1 ≤ i ≤ q. For each link em in the interconnection network, let sσ(i),m (resp. pσ(i),m) be the
fraction of the bandwidth bem that is allocated to the path Sσ(i) (resp. Pσ(i)). We have the
equations: 

sσ(i),m ≥ 0, pσ(i),m ≥ 0 1 ≤ i ≤ q, 1 ≤ m ≤ E
cσ(i),succ(σ(i)) = 1minem∈Sσ(i) sσ(i),m
1 ≤ i ≤ q
cσ(i),pred(σ(i)) = 1minem∈Pσ(i) pσ(i),m
1 ≤ i ≤ q∑q
i=1(sσ(i),m + pσ(i),m) ≤ bem 1 ≤ m ≤ E
The last equation states that the bandwidth of link em is not exceeded. Since each
communicating path Sσ(i) or Pσ(i) will typically involve a few edges, most of the quantities
sσ(i),m and pσ(i),m will be zero. In fact, we have written em ∈ Sσ(i) if the edge em is actually
used in the path Sσ(i), i.e. if si,m is not zero (and similarly, em ∈ Pσ(i) if pi,m is not zero).
From Equation 1, we see that the optimal solution will involve all processors as soon as
the ratio WH is large enough: in that case, the impact of the communications becomes small
in front of the cost of the computations, and these computations should be distributed to all
resources. But even in that case, we still have to decide how to arrange the processors along a
ring, to construct the communicating paths, to assign bandwidths ratios and finally to allocate
data chunks. Extracting the “best” ring seems to be a difficult combinatorial problem. Before
assessing this result (see Section 3), we discuss some variants (Section 2.3) and we work out
a small-size example (Section 2.4).
To conclude this section, we point out that this framework is more general than iterative
algorithms: in fact, our approach applies to any problem where independent computations
are distributed over heterogeneous resources. The only hypothesis is that the communication
volume is the same between adjacent processors, regardless of their relative workload.
2.3 Variants
We discuss here several variants of the previous application/architecture framework:
Start-up overheads. The motivation to use a simple linear-cost model, rather than an
affine-cost model involving start-ups, both for the communications and the compu-
tations, is the following: only large-scale applications are likely to be deployed on
heterogeneous platforms. Each step of the algorithm will be both computation- and
communication-intensive, so that start-up overheads can indeed be neglected. Anyway,
most of the results presented here extend to an affine cost modeling.
Bi-directional links. It is easy to model a bidirectional link between a given processor pair
Pi and Pj : regardless of their orientation (from Pi to Pj or the other way), all the
communications using that link will be allocated a fraction of the bandwidth, so that
the total available of the link bandwidth is not exceeded. In other words, we assign
a bandwidth fraction fpath to each communication path requesting a bidirectional link
of bandwidth b, regardless of the orientation of the path, and we state the constraint
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Figure 1: A small-size cluster.
∑
fpath ≤ b; the sum extends to all paths using the link, regardless of their orienta-
tion. In fact, unidirectional links and bidirectional links can simultaneously exist in the
network, and it is easy to model both.
Multiple links. Similarly, multiple links between a given processor pair can easily be taken
into account: we would simply model G as a multi-graph rather than as a simple graph.
Backbone links. Backbone links can accommodate several communications at the same
bandwidth rate b: to model such a link, we assign the same fraction fpath = b to each
communication path requesting the link, regardless of their number: in other words, we
replace the constraint
∑
fpath ≤ b by fpath ≤ b for each path using the link.
2.4 Toy example
Consider the heterogeneous cluster represented in Figure 1. There are 7 processors and 8
bidirectional communication links. For the sake of simplicity, we have labeled the processors
P1 to P5 in the order that they appear in the 5-processor ring that we construct, leaving out
the other two processors Q and R. Also, links are labeled with letters from a to h instead of
indices; we use bx to denote the bandwidth of link x.
For the path from P1 to P2, we choose to use links a and b, so that S1 = {a, b}. But
for the path from P2 to P1, we may use links b, g and h, so that P2 = {b, g, h}. Here is the
complete list of the paths (note that many other choices could have been made):
• From P1: to P2, S1 = {a, b} and to P5, P1 = {h}
• From P2: to P3, S2 = {c, d} and to P1, P2 = {b, g, h}
• From P3: to P4, S3 = {d, e} and to P2, P3 = {d, e, f}
• From P4: to P5, S4 = {f, b, g} and to P3, P4 = {e, d}
• From P5: to P1, S5 = {h} and to P4, P5 = {g, b, f}
Next, we define the path costs. For P1, because S1 = {a, b}, we get c1,2 = 1min(s1,a,s1,b) ; and
because P1 = {h}, we get c1,5 = 1p1,h . We proceed likewise for P2 to P5. Finally, here is the
list of all the equations that must be satisfied:
Link a: s1,a ≤ ba
Link b: s1,b + s4,b + p2,b + p5,b ≤ bb
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Link c: s2,c ≤ bc
Link d: s2,d + s3,d + p3,d + p4,d ≤ bd
Link e: s3,e + p3,e + p4,e ≤ be
Link f : s4,f + p3,f + p5,f ≤ bf
Link g: s4,g + p2,g + p5,g ≤ bg
Link h: s5,h + p1,h + p2,h ≤ bh
Now that we have all these constraints, we can (try to) compute the αi, si,j and pi,j that
minimize the objective function Tstep. Equation 2 explicits the whole system of (in)equations
which is quadratic in the unknowns αi, si,j and pi,j 1.
minimize max1≤i≤5 (αi.W.wi + H.(ci,i−1 + ci,i+1)) subject to

∑5
i=1 αi = 1
s1,a ≤ ba s1,b + s4,b + p2,b + p5,b ≤ bb s2,c ≤ bc
s2,d + s3,d + p3,d + p4,d ≤ bd s3,e + p3,e + p4,e ≤ be s4,f + p3,f + p5,f ≤ bf
s4,g + p2,g + p5,g ≤ bg s5,h + p1,h + p2,h ≤ bh
s1,a.c1,2 ≥ 1 s1,b.c1,2 ≥ 1 p1,h.c1,5 ≥ 1
s2,c.c2,3 ≥ 1 s2,d.c2,3 ≥ 1 p2,b.c2,1 ≥ 1
p2,g.c2,1 ≥ 1 p2,h.c2,1 ≥ 1 s3,d.c3,4 ≥ 1
s3,e.c3,4 ≥ 1 p3,d.c3,2 ≥ 1 p3,e.c3,2 ≥ 1
p3,f .c3,2 ≥ 1 s4,f .c4,5 ≥ 1 s4,b.c4,5 ≥ 1
s4,g.c4,5 ≥ 1 p4,e.c4,3 ≥ 1 p4,d.c4,3 ≥ 1
s5,h.c5,1 ≥ 1 p5,g.c5,4 ≥ 1 p5,b.c5,4 ≥ 1
p5,f .c5,4 ≥ 1
(2)
To build up Equation 2, we have used arbitrary communication paths, and there are many
others to try. Worse, there are many other rings to build, even with the same processors
that could be arranged differently, or with other processors. And the number of processors q
must be varied too. . . Not surprisingly, the decision problem associated to the SharedRing
optimization problem is NP-complete, as shown in Section 3.
3 Complexity
The decision problem associated to the SharedRing optimization problem is the following:
Definition 2 (SharedRingDec(p,wi,E,bem,W ,H,K)). Given p processors Pi of cycle-times
wi and E communication links em of bandwidth bem, given the total workload W and the
communication volume H at each step, and given a time bound K, is it possible to find a
subset of q ≤ p processors, a one-to one mapping σ : [1..q] → [1..p], 2q communicating paths
Si and Pi such that no total link bandwidth is exceeded, and nonnegative rational numbers αi
with
∑q
i=1 ασ(i) = 1, such that Tstep ≤ K, where Tstep is given by Equation 1?
The following result states the intrinsic difficulty of the problem:
1We did not express in Equation 2 the inequations stating that all the unknowns are nonnegative.
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Theorem 1. SharedRingDec(p,wi,E,bem ,W ,H,K) is NP-complete.
Proof. Obviously, SharedRingDec belongs to NP. To prove its completeness, we use a
reduction from HamCycle, the Hamiltonian Cycle Problem, which is NP-complete [19].
Consider an arbitrary instance I1 of HamCycle: given a graph Gh = (Vh, Eh), is there a
Hamiltonian cycle in Gh, i.e. a cycle that visits all the vertices of G exactly once?
We construct the following instance I2 of SharedRingDec: we let p = |Vh| (assume
p ≥ 2 without loss of generality), and we define a complete interconnection graph G = (P,E).
In G all edges are unidirectional: in particular, from each edge of Eh we derive two edges in
E. The bandwidths of the edges in E are given by
be =
{
1/ε if e is derived from e ∈ Eh
1/2 otherwise
where 0 < ε < 12 is a small constant. We let W = H = 1 and wi = p for 1 ≤ i ≤ p. Clearly,
I2 can be constructed in time polynomial in the size of I1. Finally, we let K = 1 + 2ε.
Assume first that I1 has a solution, i.e. that Gh possesses a Hamiltonian cycle. We use
the edges of this path to build the ring. All processors are involved, and we let αi = 1/p for
1 ≤ i ≤ p. From now on, indices are taken modulo p. We re-index processor and edges so
that the Hamiltonian path is e1, e2, . . . , ep where ei connects Pi to Pi+1; from the construction
of G, there is a path in the reverse direction, i.e. edges ep+i from Pi+1 to Pi, that go in the
opposite direction of the ei. For 1 ≤ i ≤ p, Si reduces to ei; we let si,i = 1/ε and si,m = 0 for
m = i. Similarly, Pi reduces to ep+i−1 (except P1 which reduces to e2p); we let pi,p+i−1 = 1/ε
and pi,m = 0 for m = p + i− 1 (except for i = 1: pi,2p = 1/ε and p1,m = 0 for m = 2p). Each
edge ei is used once, and its total bandwidth 1/ε is not exceeded. The execution time and the
communication time are the same for all processors, we obtain that Tstep = 1p · p + 2ε = K,
hence a solution to I2.
Assume now that I2 has a solution. If a single processor were participating in that
solution, then we would have Tstep = 1.p ≥ 2 > K, a contradiction. Hence there are q
processors, with q ≥ 2, participating in the solution. If the ring used a communication edge
that did not belong to Gh, then the cost of the path including that edge would be at least
2, and Tstep ≥ H.2 = 2 > K, again a contradiction. There remains to show that we do use
all the p processors in the solution. But otherwise, if q < p, one computation load would
be at least equal to 1q .W.p > 1, which would imply that Tstep > K, because the cost of any
communicating path is at least ε. Finally, q = p, and the edges of the solution ring define a
Hamiltonian cycle in Gh, thereby providing a solution to I1.
4 Heuristics
In this section we describe a polynomial-time heuristic to solve the SharedRing optimization
problem to construct a solution ring. We describe the heuristic in three steps: (i) the greedy
algorithm used to construct a solution ring; (ii) the strategy used to assign bandwidth fractions
during the construction; and (iii) a final refinement.
4.1 Ring construction
We consider a solution ring involving q processors, numbered from P1 to Pq. Ideally, all these
processors should require the same amount of time to compute and communicate: otherwise,
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Figure 2: Summary of computation and communication times with q = 5 processors.
we would slightly decrease the computing load of the last processor to complete its assignment
(computations followed by communications) and assign extra work to another one 2. Hence
(see Figure 2 for an illustration) we have
Tstep = αi.W.wi + H.(ci,i−1 + ci,i+1) (3)
for all i (indices in the communication costs are taken modulo q). Since
∑q
i=1 αi = 1, we
derive that
∑q
i=1
Tstep−H.(ci,i−1+ci,i+1)
W.wi
= 1. Defining wcumul = 1Pq
i=1
1
wi
, we rewrite this as:
Tstep = W.wcumul
(
1 +
H
W
q∑
i=1
ci,i−1 + ci,i+1
wi
)
(4)
We will use Equation 4 as a basis for a greedy algorithm to grow a solution ring iteratively.
The greedy heuristic starts by selecting the best pair of processors. Then, it iteratively includes
a new node in the current solution ring. Assume that we have already selected a ring of r
processors. For each remaining processor Pi, we search where to insert it in the current ring:
for each pair of successive processors (Pj , Pk) in the ring, we compute the cost of inserting
Pi between Pj and Pk in the ring. We retain the processor and the pair that minimize the
insertion cost, and we store the new value of Tstep.
How do we compute the cost of inserting Pi between Pj and Pk? We have to resort to
another heuristic to construct communicating paths and allocate bandwidth fractions (ex-
plained in Section 4.2), in order to compute the new costs ck,j (path from Pk to its successor
Pj), cj,k (the other way round), ck,i (path from Pk to its predecessor Pi), and ck,i (the other
way round). Once we have these costs, we can compute the new value of Tstep as follows:
• We update wcumul by adding the new processor Pk into the formula, which will decrease
its value
2Here we implicitly make the assumption that the total workload can be arbitrarily partitioned. Therefore
we are using the “divisible load” framework. See Section 6 for pointers to papers on the divisible load theory.
Load-balancing with shared communication links 9
• In the summation ∑rs=1 cσ(s),σ(s−1)+cσ(s),σ(s+1)wσ(s) , we suppress the two terms corresponding
to the two paths between Pi to Pj (by hypothesis we had i = σ(s) and j = σ(s + 1) for
some s), and we insert the new terms ck,j+ck,iwk ,
cj,k
wj
and ci,kwi .
This step of the heuristic has a complexity proportional to (p − r).r times the cost to
compute four communicating paths. Finally, we grow the ring until we have p processors. We
return the minimal value obtained for Tstep. The total complexity is
∑p
r=1(p−r)rC = O(p3)C,
where C is the cost of computing four paths in the network. Note that it is important to try
all values of r, because Tstep may not vary monotonically with r (for instance, see Figure 11
below).
4.2 Bandwidth allocation
In this section, we assume that we already have a r-processor ring, a pair (Pi, Pj) of successive
processors in the ring, and a new processor Pk to be inserted between Pi and Pj . Together
with the ring, we have constructed 2r communicating paths, and a certain fraction of the
initial bandwidth has been allocated to these paths. To build the new four paths involving
Pk, we reason on the graph G = (V,E, b) where each edge is labeled with the remaining
available bandwidth: now b(em) is not the initial bandwidth of edge em, but what has been
left by the 2r paths.
The first thing to do is to re-inject in the network the bandwidths fractions used by the
two communication paths between Pi and Pj (because these paths will be replaced by the
new four paths). We use a simple shortest path algorithm to determine the four paths, from
Pk to Pi and Pj and vice-versa. There is a subtlety here, because these four paths may share
some links. The strategy that we use is the following:
• we independently compute four paths of maximal bandwidth, using a standard shortest
path algorithm [13] in G
• if some paths happen to share some links, we do not change the paths; instead, we
use a brute force (analytical) method to compute the bandwidth fractions minimizing
Equation 4 to be allocated to each path, and we update the four path costs accordingly.
Now that we have the paths and their costs, we compute the new value of Tstep as explained
above. Note that from Tstep we can derive the values of the computing workloads αi, but
we do not need them until the end. The cost C of computing four paths in the network is
O(p + E).
4.3 Refinements
A concise way to describe the heuristic is the following: we greedily grow a ring by peeling off
the bandwidths to insert new processors. To diminish the cost of the heuristic, we never re-
calculate the bandwidth fractions that have been assigned to previous communicating paths.
When we are done with the heuristic, we have a q-processor ring, q workloads, 2q commu-
nicating paths, bandwidth fractions and communication costs for these paths, and a feasible
value of Tstep.
Because the heuristic could appear over-simplistic, we have implemented two variants
aimed at refining the solution. The idea for the two variants is to keep everything but the
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bandwidth fractions and the workloads, and to recompute these each time we have inserted
a new processor in the ring. In other words, once we have selected the processor and the pair
minimizing the insertion cost in the current ring, we perform the insertion and we recompute
all the bandwidth fractions and the workloads. We keep the ring (both the processors and
their ordering) and the communication paths as such. Since we know all the 2q paths, we can
re-evaluate bandwidth fractions, hence communication costs, using a global approach:
Method 1: Max-min fairness. This is the traditional bandwidth-sharing algorithm [5],
which is designed to maximize the minimum bandwidth allocated to a path. Once we
have computed the bandwidths fractions with the algorithm, we have the communication
costs, and we compute the αi so as to equate all execution times (computations followed
by communications), thereby minimizing Tstep.
Method 2: quadratic resolution using the KINSOL software. As mentioned in Sec-
tion 2.4, once we have a ring and communicating paths, the program to minimize Tstep
is quadratic in the unknowns αi, si,j and pi,j. We use the KINSOL library [29] to solve
it.
5 Experimental results
5.1 Platform description
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Figure 3: First platform. Boxed nodes are selected machine nodes. There are 37 selected
machine nodes, connected through 47 routers and 91 communication links.
We experimented with two platforms generated with the Tiers network generator [10, 16].
This generator produces graphs having three levels of hierarchy referred as LAN, MAN and
WAN levels. The platforms are generated by selecting a fraction of the LAN nodes, referred
to as the boxed nodes in Figures 3 and 4. These boxed nodes are the selected machine
nodes that are used in the computing process. They represent about 30% of the initial LAN
nodes. All other nodes are handled as simple routers. The processing powers of the selected
machine nodes are randomly chosen in a list of values corresponding to the processing powers
(expressed in MFlops and evaluated thanks to a benchmark taken from LINPACK [8]) of
a wide variety of machines (Pentium Pro 200MHz, Pentium 2 350MHz, Celeron 400MHz,
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Figure 4: Second platform. Boxed nodes are selected machine nodes. There are 70 selected
machine nodes, connected through 103 routers and 182 communication links.
Athlon 1.4GHz, Pentium 4 1.7GHz, . . . ). The capacities of the edges are assigned using the
classification of the Tiers generator (local LAN link, LAN/MAN link, MAN/WAN link,. . . ).
For each link type, we use values measured using pathchar [17] between some machines in
ENS Lyon and some other machines scattered in France (Strasbourg, Lille, Grenoble, Orsay),
in the USA (Knoxville, San Diego, Argonne) and in Japan (Nagoya, Tokyo). The second
platform is (roughly) twice larger than the first platform.
5.2 Results
In Figures 5 and 6, we plot the number of processors used in the solution ring. As expected,
the size of the ring decreases as the ratio H/W increases: additional computational power
does not pay off the communication overhead.
In Figures 7 to 12, we represent the normalized execution time as a function of the size of
the solution ring. For both platforms, we use various communication-to-computation ratios.
For each ratio, there is an optimal size, which is reached with fewer processors as the ratio
increases.
Finally, we assess the usefulness of the two variants (max-min fairness and quadratic
programming) introduced to refine the heuristic. Surprisingly enough, the impact of both
variants is not significant: the best gain is 3%. This is good news for the plain version of the
heuristic, which turns out to be both low-cost and efficient.
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low communication-to-computation ratio:
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of the size of the solution ring, with a
low communication-to-computation ratio:
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6 Related work
Load balancing strategies have been widely studied, both for homogeneous platforms (see the
collection of papers [27]) and for heterogeneous clusters (see chapter 25 in [9]). Distributing
the computations (together with the associated data) can be performed either dynamically
or statically, or a mixture of both.
The vast majority of the literature deals with dynamic strategies, that calls for peri-
odic re-mapping phases to remedy observed load-imbalance. Even though we target static
schemes, we briefly discuss a few important references in the field of dynamic approaches.
Simple paradigms are based upon the idea “use the past to predict the future”, i.e. use the
currently observed speed of computation of each machine to decide for the next distribution of
work [11, 12, 4]. Several authors [25, 24, 30, 20] propose a mapping policy which dynamically
minimizes system degradation (including the cost of remapping) for each computation step.
Other papers [31, 15] advocate local schemes where data is exchanged only between neigh-
bor processors. Generally speaking, there is a challenge in determining a trade-off between
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Figure 10: Second platform. Value of
Tstep normalized by W as a function of
the size of the solution ring, with a bal-
anced communication-to-computation ra-
tio: H/W = 1.
the data distribution parameters and the process spawning and possible migration policies.
Redundant computations might also be necessary to use a heterogeneous platform at its best
capabilities.
In the context of a library oriented approach, dynamic strategies are difficult to introduce,
because they imply a complicated memory management. Static strategies are less general
but prove useful if enough knowledge can be injected in the scheduling and mapping decision
process. In other words, if the characteristics of the target platform (processor speeds and link
capacities) and of the target application (computation and communication costs associated
to each data chunk) are known rather accurately, then excellent performance can be achieved
through static strategies. However, sophisticated data distribution schemes (like the ones
presented in this paper) are mandatory to achieve such a good performance.
A survey of static load balancing techniques for mesh computations has been written by
Hu and Blake [20]. On the same subject, see also the paper by Ichikawa and Yamashita [21].
Several authors have dealt with the static implementation of linear algebra kernels on het-
erogeneous platforms. Matrix multiplication has been studied by [23, 2]. LU and QR de-
composition have been discussed by Barbosa et al. [1]. Static partitioning schemes to map a
two-dimensional data matrix onto heterogeneous resources have been investigated by Cran-
dall and Quinn [14], Kaddoura, Ranka and Wang [22], and Beaumont et al. [3]. The main
conclusions of these papers are drawn for three kinds of problems:
• Distributing independent chunks of work to uni-dimensional (linear) arrays of hetero-
geneous processors is easy (see the algorithm in [2])
• Distributing independent chunks of work to two-dimensional processor grids is difficult.
We have to search for the best distribution of work for each processor arrangement along
the two-dimensional grid, and there is an exponential number of such arrangements as
the grid size increases (see [1, 2])
• Relaxing the geometrical constraints induced by two-dimensional grids leads to irregular
partitionings [14, 22, 3] that allow for a good load-balancing but are much more difficult
to implement
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In this perspective, this paper shows that the first problem, i.e. distributing independent
chunks of work to uni-dimensional processor arrays, is no longer easy when communications
are taken into account in addition to computations.
Related work also includes the vast amount of literature dealing with divisible loads (see [6,
7]): just as in this paper, a big chunk of work can be arbitrarily divided into several pieces,
and these pieces are assigned to processors so that the total execution time, i.e. the sum
of the communication and the computation, is minimized. However, in the divisible load
theory, the target architecture is fixed, typically a master-slave fork graph, or a tree, and the
communication links are dedicated.
Finally, note that a simplified version of the SharedRing optimization problem is con-
sidered in [26]: in this report, we assume that the target communication network is a clique
(i.e. fully connected), hence there is no need to share links when constructing the solution
ring.
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7 Conclusion
The major limitation to programming heterogeneous platforms arises from the additional dif-
ficulty of balancing the load. Data and computations are not evenly distributed to processors.
Minimizing communication overhead becomes a challenging task.
Load balancing techniques can be introduced dynamically or statically, or a mixture of
both. On one hand, we may think that dynamic strategies are likely to perform better, because
the machine loads will be self-regulated, hence self-balanced, if processors pick up new tasks
just as they terminate their current computation. However, data dependences, in addition
to communication costs and control overhead, may well lead to slow the whole process down
to the pace of the slowest processors. On the other hand, static strategies will suppress (or
at least minimize) data redistributions and control overhead during execution. Furthermore,
in the context of a scientific library, static allocations seem to be necessary for a simple
and efficient memory allocation. We agree, however, that targeting larger platforms such
as distributed collections of heterogeneous clusters, e.g. available from the metacomputing
grid [18], may well enforce the use of dynamic schemes.
In this paper, the major emphasis was towards a realistic modeling of concurrent commu-
nications in cluster networks. One major result is the NP-completeness of the SharedRing
problem. Rather than the proof, the result itself is interesting, because it provides yet another
evidence of the intrinsic difficulty of designing heterogeneous algorithms. But this negative
result should not be over-emphasized. Indeed, another important contribution of this paper
is the design of an efficient heuristic, that provides a pragmatic guidance to the designer
of iterative scientific computations. Implementing such computations on commodity clus-
ters made up of several heterogeneous resources is a promising alternative to using costly
supercomputers.
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